A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
This study explores dimensional optimization at different high logic-level voltages for six silicon nanowire transistor (SiNWT)-based static random-access memory (SRAM) cell. This study is the first to demonstrate diameter and length of nanowires with different logic voltage level (Vdd) optimization...
Disimpan dalam:
| Pengarang Utama: | |
|---|---|
| Format: | Artikel |
| Diterbitkan: |
American Scientific Publishers
2017
|
| Subjek-subjek: | |
| Capaian Atas Talian: | https://doi.org/10.1166/jnn.2017.12608 https://doi.org/10.1166/jnn.2017.12608 http://umpir.ump.edu.my/15045/1/16JNN-12608.pdf http://umpir.ump.edu.my/15045/7/ftech-yasir-2017.pdf |
| Penanda-penanda: |
Tambah Penanda
Tiada Penanda, Jadilah orang pertama menanda rekod ini!
|
Jadilah orang pertama meninggalkan komen!