Text this: Rounded off unsigned constant division using add-shift in verilog