Text this: The design and development of a branch target buffer based on a 2-bit prediction scheme for a 32-bit RISC32 pipeline processor