Petikan APA

Goh, D. J. (2015). Design and Development of Memory System for 32-bit 5 Stage Pipeline RISC: Memory System Integration.

Petikan Gaya Chicago

Goh, Dih Jiann. Design and Development of Memory System for 32-bit 5 Stage Pipeline RISC: Memory System Integration. 2015.

Petikan MLA

Goh, Dih Jiann. Design and Development of Memory System for 32-bit 5 Stage Pipeline RISC: Memory System Integration. 2015.

Amaran: Petikan-petikan ini tidak semestinya 100% tepat.