Cost-Efficient Fault-Tolerant Decoder for Hybrid Nanoelectronic Memories
Existing work on fault tolerance in hybrid nanoelectronic memories (hybrid memories) assumes that faults only occur in the memory array and the encoder, not in the decoder. However, as the decoder is structured using scaled CMOS devices, it is also becoming vulnerable to faults. This paper present...
à®®à¯à®´à¯ விளகà¯à®•à®®à¯
Saved in:
| தலைமை எழà¯à®¤à¯à®¤à®¾à®³à®°à¯à®•ளà¯: | , |
|---|---|
| வடிவமà¯: | Conference or Workshop Item |
| வெளியீடபà¯à®ªà®Ÿà¯à®Ÿà®¤à¯: |
2011
|
| பகà¯à®¤à®¿à®•ளà¯: | |
| நிகழà¯à®¨à®¿à®²à¯ˆ அணà¯à®•லà¯: | http://eprints.utem.edu.my/4531/ http://eprints.utem.edu.my/4531/1/NZBHaron_DATE11.pdf |
| கà¯à®±à®¿à®¯à¯€à®Ÿà¯à®•ளà¯: |
கà¯à®±à®¿à®šà¯à®šà¯Šà®²à¯ இணை
கà¯à®±à®¿à®¯à¯€à®Ÿà¯à®•ள௠இலà¯à®²à¯ˆ, இநà¯à®¤ கà¯à®±à®¿à®šà¯à®šà¯Šà®²à¯à®²à¯ˆ à®®à¯à®¤à®²à®¿à®²à¯ பதிவ௠செயà¯à®¯à¯à®™à¯à®•ளà¯!
|
இநà¯à®¤ கரà¯à®¤à¯à®¤à¯ˆ à®®à¯à®¤à®²à®¿à®²à¯ விடà¯à®Ÿà¯à®šà¯à®šà¯†à®²à¯à®²à¯à®™à¯à®•ளà¯!