Text this: Topology of 2 input subnanowatt XOR gate in 65nm CMOS technology