Text this: New architecture of low area AES S-Box/Inv S-Box using VLSI implementation