Text this: A nonscan design-for-testability method for register-transfer-level circuits to guarantee linear-depth time expansion models