Text this: Modeling of a ladder logic processor for high performance programmable logic controller