Text this: Numerical simulation analysis of CMOS compatible process of 50nm vertical single and double gate MOSFET