Text this: Iterative RLC models for interconnect delay optimization in VLSI routing algorithms