Text this: System verilog RTL modeling with embedded assertions