A network-on-chip simulation framework for homogeneous multi-processor system-on-chip
This paper presents a Network-on-Chip (NoC) simulation framework at the Electronic System Level (ESL) design abstraction based on SystemC. The proposed ESL NoC framework extends the NIRGAM NoC simulator by integrating ARM Instruction Set Simulator (ISS) as its application Intellectual Property (IP)...
Disimpan dalam:
| Pengarang-pengarang Utama: | , , , |
|---|---|
| Format: | Conference or Workshop Item |
| Diterbitkan: |
2011
|
| Subjek-subjek: | |
| Capaian Atas Talian: | http://eprints.utm.my/45487/ http://eprints.utm.my/45487/ |
| Penanda-penanda: |
Tambah Penanda
Tiada Penanda, Jadilah orang pertama menanda rekod ini!
|
Jadilah orang pertama meninggalkan komen!