Text this: Built-in Self Test Power and Test Time Analysis in On-chip Networks