A new scan design technique based on pre-synthesis thru functions
VLSI design has moved from bottom-up design approach to top-down design methodology with the aid of advanced Computer-Aided Design (CAD) technology. This paper introduces a new scan design technique as a design-for-test (DFT) method for sequential circuits by exploiting the information of thru funct...
Disimpan dalam:
| Pengarang-pengarang Utama: | , |
|---|---|
| Format: | Book Section |
| Diterbitkan: |
IEEE Computer Society
2006
|
| Subjek-subjek: | |
| Capaian Atas Talian: | http://eprints.utm.my/9313/ http://eprints.utm.my/9313/ http://eprints.utm.my/9313/ |
| Penanda-penanda: |
Tambah Penanda
Tiada Penanda, Jadilah orang pertama menanda rekod ini!
|