An Experimental Study Of Combinational Logic Circuit Minimization Using Firefly Algorithm
Combinatorial logic circuit minimization is usualy done using Karnaugh’s Map or Bolean equation. This paper presents an aplication of Firefly Algorithm to design combinational logic circuit in which the objective function is to minimize the total number of gates used. Then, the algorithm is benchmar...
Saved in:
| Main Authors: | , , , , , , , |
|---|---|
| 格式: | Article |
| 出版: |
2014
|
| 主题: | |
| 在线阅读: | http://umpir.ump.edu.my/7831/ http://umpir.ump.edu.my/7831/1/An_Experimental_Study_Of_Combinational_Logic_Circuit_Minimization_Using_Firefly_Algorithm.pdf |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|