Optimization of Nanowire Resistance Load Logic Inverter
This study is the first to demonstrate characteristics optimization of nanowire resistance load inverter. Noise margins and inflection voltage of transfer characteristics are used as limiting factors in this optimization. Results indicate that optimization depends on resistance value. Increasing of...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Article |
| Published: |
American Scientific Publishers
2015
|
| Subjects: | |
| Online Access: | http://dx.doi.org/10.1166/jnn.2015.10342 http://dx.doi.org/10.1166/jnn.2015.10342 http://umpir.ump.edu.my/7961/1/ftech-2015-yasir-optimization_of_nanowire.pdf http://umpir.ump.edu.my/7961/3/Optimization%20of%20Nanowire%20Resistance%20Load%20Logic%20Inverter.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | This study is the first to demonstrate characteristics optimization of nanowire resistance load inverter. Noise margins and inflection voltage of transfer characteristics are used as limiting factors in this optimization. Results indicate that optimization depends on resistance value. Increasing of load resistor tends to increasing in noise margins until saturation point, increasing load resistor after this point will not improve noise margins significantly. |
|---|