Simulation study on NMOS gate length variation using TCAD tool
The process of scaling in silicon transistor has consistently resulted in smaller device geometry, higher device density and better performance. In conventional MOSFETs, control of Ioff for scaled devices requires very thin gate dielectrics and high doping concentrations. The industry roadmap predic...
Disimpan dalam:
| Pengarang-pengarang Utama: | , , , |
|---|---|
| Format: | Artikel |
| Subjek-subjek: | |
| Capaian Atas Talian: | http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5206255 http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5206255 |
| Penanda-penanda: |
Tambah Penanda
Tiada Penanda, Jadilah orang pertama menanda rekod ini!
|
Jadilah orang pertama meninggalkan komen!