Text this: FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration