FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration
This paper presents a combination of novel feature vectors construction approach for face recognitionusing discrete wavelet transform (DWT) and field programmable gate array (FPGA)-based intellectual property (IP) core implementation of transform block in face recognition systems. Initially, four ex...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Published: |
Springer-Verlag
2011
|
| Subjects: | |
| Online Access: | http://dx.doi.org/10.1007/s11554-011-0221-x http://dx.doi.org/10.1007/s11554-011-0221-x http://eprints.uthm.edu.my/3862/1/afandi_ahmad_2_U.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|