Interconnect tree optimization algorithm in nanometer very large scale integration designs
This thesis proposes a graph-based maze routing and buffer insertion algorithm for nanometer Very Large Scale Integration (VLSI) layout designs. The algorithm is called Hybrid Routing Tree and Buffer insertion with Look-Ahead (HRTB-LA). In recent VLSI designs, interconnect delay becomes a dominant f...
Disimpan dalam:
| Pengarang Utama: | |
|---|---|
| Format: | Thesis |
| Diterbitkan: |
2016
|
| Subjek-subjek: | |
| Capaian Atas Talian: | http://eprints.uthm.edu.my/9178/ http://eprints.uthm.edu.my/9178/1/Chessda_Uttraphan_Eh_Kan.pdf |
| Penanda-penanda: |
Tambah Penanda
Tiada Penanda, Jadilah orang pertama menanda rekod ini!
|