Numerical analysis of vertical double gate mosfets (VDGM) with dielectric pocket (DP) effects on silicon pillar for nanoscale transistor
Numerical analysis of vertical double-gate MOSFETs (VDGM) that incorporates dielectric-pocket (DP) is addressed in this paper for the suppression of short-channel effects (SCE) and bulk punch-through. The comparison between standard and VDGM-DP revealed the advantages of DP for inhibition of SCE. Th...
Disimpan dalam:
| Pengarang-pengarang Utama: | , , , , |
|---|---|
| Format: | Book Section |
| Diterbitkan: |
American Institute of Physics
2009
|
| Subjek-subjek: | |
| Capaian Atas Talian: | http://eprints.utm.my/13017/ http://eprints.utm.my/13017/ http://eprints.utm.my/13017/ |
| Penanda-penanda: |
Tambah Penanda
Tiada Penanda, Jadilah orang pertama menanda rekod ini!
|
Jadilah orang pertama meninggalkan komen!