Low latency Network-on-Chip router microarchitecture using request masking technique
Network-on-Chip (NoC) is fast emerging as an on-chip communication alternative for many-core System-on-Chips (SoCs). However, designing a high performance low latency NoC with low area overhead has remained a challenge. In this paper, we present a two-clock-cycle latency NoC microarchitecture. An ef...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Published: |
2015
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/58488/ http://eprints.utm.my/58488/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!