Low latency Network-on-Chip router microarchitecture using request masking technique
Network-on-Chip (NoC) is fast emerging as an on-chip communication alternative for many-core System-on-Chips (SoCs). However, designing a high performance low latency NoC with low area overhead has remained a challenge. In this paper, we present a two-clock-cycle latency NoC microarchitecture. An ef...
Saved in:
| Main Authors: | , , |
|---|---|
| 格式: | Article |
| 出版: |
2015
|
| 主题: | |
| 在线阅读: | http://eprints.utm.my/58488/ http://eprints.utm.my/58488/ |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
成为第一个发表评论!