Thermal model with metal consideration for System-On-Chip testing
Increasing switching activities leads to high temperature during testing, which has adverse impact on circuit performance and reliability. Therefore, simulating thermal effects on System-on-Chip (SoC) when performing test scheduling is essential. However, most of the previous works on temperatureawa...
Disimpan dalam:
| Pengarang-pengarang Utama: | , |
|---|---|
| Format: | Artikel |
| Diterbitkan: |
American Scientific Publishers
2014
|
| Subjek-subjek: | |
| Capaian Atas Talian: | http://eprints.utm.my/63055/ http://eprints.utm.my/63055/ |
| Penanda-penanda: |
Tambah Penanda
Tiada Penanda, Jadilah orang pertama menanda rekod ini!
|