New architecture of low area AES S-Box/Inv S-Box using VLSI implementation
The Substitution box (S-box) is one of the core of Advanced Encryption System (AES) implementation and the only non-linear transformation. It is consumed most of the power in AES hardware. This paper present a low-complexity design methodology for the S-box/ InvS-box which includes minimising the co...
Saved in:
| Main Author: | |
|---|---|
| Format: | Article |
| Published: |
Penerbit UTM Press
2016
|
| Subjects: | |
| Online Access: | http://eprints.uthm.edu.my/8553/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | The Substitution box (S-box) is one of the core of Advanced Encryption System (AES)
implementation and the only non-linear transformation. It is consumed most of the power in
AES hardware. This paper present a low-complexity design methodology for the S-box/
InvS-box which includes minimising the comprehensive circuit size and critical path delay,
scaling down the transistor size, along with selecting an advanced technology for an
optimised CMOS full custom design. The area of the circuit is about 39.44 μm2, while the
hardware cost of the S-box/InvS-box is about 147 logic gates, with a critical path
propagation delay of 3.235ns. |
|---|